arXiv AI August 19, 2026 By Zhiyuan Yan, Xiaofeng Zhou, Ziyue Zheng, Ziyi Yang, Wenbin Che, Wei Zhang, Yangdi Lyu, Hongce Zhang

NeuroAbs: A Neuro-Symbolic RTL Abstraction Framework for Property Checking Acceleration

Read the original on arXiv AI →

NeuroAbs is a neuro‑symbolic framework designed to accelerate property checking in hardware verification by abstracting RTL designs. It employs large language model (LLM) assisted analysis to select signals for abstraction and combines LLM‑based abstraction with an AST‑based symbolic RTL representation to produce sound abstractions verified via SMT solving. When an abstraction is too coarse, NeuroAbs uses counterexample‑guided refinement (CEGAR) to iteratively improve the model, leading to significant efficiency gains across various verification tasks.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv AI.

llms

arXiv AI

Aug 20

Coverage-Driven RTL Assertion Generation with Formal Exploration and Neuro-Symbolic Refinement

The paper introduces NeuroAssertion, a coverage-driven framework for generating RTL assertions that integrates formal trace generation, syntax-guided synthesis, and a two-step large language model (LLM) refinement process. It transforms hard-to-reach control-flow conditions into formal reachability goals, uses model checking to produce diverse traces, and mines initial assertions via SyGuS. The refinement stage employs one LLM to propose candidate assertions for uncovered regions and a second LLM to generate repair grammars that guide symbolic synthesis, resulting in roughly twice as many assertions and higher mutation coverage compared to traditional methods.

By Zhiyuan Yan, Ziyue Zheng, Hongce Zhang

llms agents

arXiv AI

Jun 9

RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models

arXiv:2606. 08976v1 Announce Type: new Abstract: LLM-based RTL generation and reasoning is a promising direction for hardware design automation.

By Jing Wang, Shang Liu, Wenji Fang, Yuchao Wu, Yugao Zhu, Zhiyao Xie

llms benchmarks

arXiv AI

Jun 19

Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement

arXiv:2606. 19387v1 Announce Type: cross Abstract: Large language models (LLMs) have achieved remarkable success in software development.

By You Li, Samuel Mandell, David Z. Pan

llms agents safety

arXiv Machine Learning

Aug 3

Open-Source LLM-Driven Formal Verification: A Multi-Agent Pipeline for RTL Repair

arXiv:2607. 28877v1 Announce Type: cross Abstract: Verification consumes the majority of modern chip design effort, yet the formal verification tools that provide mathematical guarantees of correctness remain expensive and restrictively licensed.

By Ha Trung Tran

llms agents benchmarks

arXiv Machine Learning

Jun 5

CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs

arXiv:2606. 05680v1 Announce Type: cross Abstract: Recent advances in large language models (LLMs) have enabled the automatic synthesis (generation) of register-transfer level (RTL) code from natural language instructions, offering a promising pathway to accelerate chip design.

By Mohammad Akyash, Nowfel Mashnoor, Kimia Azar, Hadi Kamali

llms rag agents fine-tuning safety

arXiv AI

Jun 16

LLM4RTL: Tool-Assisted LLM for RTL Generation

arXiv:2606. 15500v1 Announce Type: cross Abstract: Large language models (LLMs) have facilitated impressive progress in software engineering, code generation, tooling, and systems.

By Jing Jin, Robert Chu, Ning Yan, Masood S. Mortazavi

llms fine-tuning benchmarks

One email a morning, machine-written

Related stories

Coverage-Driven RTL Assertion Generation with Formal Exploration and Neuro-Symbolic Refinement

RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models

Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement

Open-Source LLM-Driven Formal Verification: A Multi-Agent Pipeline for RTL Repair

CASS-RTL: Correctness-Aware Subspace Steering for RTL Generation with LLMs

LLM4RTL: Tool-Assisted LLM for RTL Generation