arXiv Computer Vision
Oct 16

FALCON: FPGA-Accelerated Latency-Certifiable Occupancy Networks for Camera-Based Autonomous Driving

FALCON is a camera‑based 3D occupancy front‑end built on the AMD Kria KR260 FPGA that provides explicit latency guarantees for autonomous driving perception. The system uses cycle‑bounded programmable‑logic compute, a measured inference envelope over 100k frames, and a watchdog to flag stale outputs, achieving all 300k proxy frames within a 100 ms deadline plus at most 10.2 ms. On the full FlashOcc pipeline the board attains 29.88 mIoU on the Occ3D‑nuScenes set, matching 92.8 % of an FP32 baseline, while maintaining tighter tail latency than competing Jetson Orin and datacenter GPUs.

By Haohua Que, Mingkai Liu, Handong Yao
arXiv Machine Learning
Oct 19

Replay Pruning and Few-Bit Integer Inference for Hardware-Efficient Speed-Sign Recognition

The paper presents a two‑stage speed‑limit sign recognizer for automotive SoCs that compresses a YOLO‑family detector via channel replay pruning and implements a lightweight five‑layer CNN reader using 4‑bit weights and 8‑bit activations. Replay pruning removes over 60% of parameters while matching parent accuracy, outperforming other pruning methods on YOLOv5n and YOLOv8n. The resulting system, with 0.72 M parameters, achieves 95.2% recognition accuracy at 94 fps on a Jetson AGX Orin, fitting within tight memory, arithmetic, and energy budgets.

By Se Un Park, Kyungkeon Chung, Huigeol Kim, Junyoung Park