arXiv Machine Learning
Recent Developments in Transformer Inference Deployment on FPGA Platforms: A Survey
Read the original on arXiv Machine Learning →The Flow has not summarised this story yet — read it at arXiv Machine Learning.
Related stories
arXiv AI
Jul 7
ELiTeFormer: An Efficient Transformer for FPGAs
arXiv:2607. 03652v1 Announce Type: cross Abstract: Transformer blocks are prevalent in large language model (LLM) but present deployment challenges due to their challenging computational and memory demands.
arXiv AI
Jun 16
NeuronFabric: A Software Reference Architecture for On-Chip Transformer Training with Local Adam
arXiv:2606. 16440v1 Announce Type: cross Abstract: Publicly documented accelerator architectures generally separate training computation from optimizer-state updates or rely on external memory and host orchestration.
arXiv AI
Aug 5
A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures
arXiv:2311. 17815v3 Announce Type: replace-cross Abstract: Given their increasing size and complexity, the need for efficient execution of deep neural networks has become increasingly pressing in the design of heterogeneous High-Performance Computing (HPC) and edge platforms, leading to a wide variety of proposals for specialized deep learning architectures and hardware accelerators.
arXiv AI
Jul 17
NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference
arXiv:2607. 15123v1 Announce Type: cross Abstract: Recent FPGAs have improved deep learning (DL) inference efficiency through dedicated tensor blocks and in-BRAM computation.
arXiv Machine Learning
Jul 1
FlexViT: A Flexible FPGA-based Accelerator for Edge Vision Transformers
arXiv:2606. 31938v1 Announce Type: cross Abstract: Deploying Vision Transformer (ViT) models on edge platforms remains challenging due to their high computational demands and the architectural heterogeneity of modern hybrid ViT models, which incorporate both fully connected and convolutional layers.
arXiv Machine Learning
Aug 4
CascadeLUT: Information-Ordered Streaming Inference for Bandwidth-Constrained FPGAs
arXiv:2608. 00720v1 Announce Type: cross Abstract: Mapping neural networks to FPGAs enables low-latency, energy-efficient inference, particularly for lookup table (LUT)-based models that eliminate multipliers and map directly to reconfigurable fabric.