← Back to all news
arXiv Machine Learning By Marvin Castro Castro, Erick Carvajal Barboza

Hybrid ML for Lightweight Pre-Route Delay Estimation in Open-Source IC Design

Read the original on arXiv Machine Learning →

Hybrid ML for Lightweight Pre-Route Delay Estimation in Open-Source IC Design proposes a lightweight machine learning approach that combines a decision tree with linear regression to improve pre-routing delay estimations for the open-source RTL-to-GDSII tool OpenLane. The model reduces error by 80% compared to OpenLane’s estimates and improves performance by 71% even without using OpenLane-specific parameters. It is over 300 times smaller, twice as fast, and offers higher explainability than traditional delay propagation techniques and more complex ML models.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv Machine Learning.

Related stories

arXiv Machine Learning
Oct 7

Climbing the Design Ladder: Sequential Knowledge Distillation for Early-Stage Circuit Timing Prediction

The paper introduces STEP‑KD, a Sequential Timing Evaluation via Progressive Knowledge Distillation framework for predicting post‑routing timing from early‑stage design data. By training teacher models at post‑routing, post‑placement, and post‑floorplan stages and sequentially distilling their knowledge to a post‑synthesis student model through representation alignment, STEP‑KD bridges the abstraction gap that hampers existing machine learning approaches. Experiments on diverse circuits show that STEP‑KD reduces the weighted mean absolute percentage error of Total Negative Slack prediction to 19.78% versus 74.84% for the industry‑standard Static Timing Analysis tool.

By Reza Moravej, Fahad Rahman Amik, Zhanguang Zhang, Didier Ch\'etelat, Yingxue Zhang
efficiencysafety
More like this →
arXiv AI
Oct 16

LOADBench: A Large Open Analog Dataset and Benchmark for Machine Learning in IC Design

The paper introduces LOADBench, a large open dataset and benchmark suite for machine learning in analog integrated circuit design. It contains over 100 operational amplifier topologies from the SkyWater130 PDK, each with detailed annotations, sizing constraints, testbenches, and thousands of Pareto-optimal sizing-performance pairs generated by NSGA-II. Six standardized benchmark tasks—inverse sizing, topology selection, sub‑circuit classification, structural circuit generation, Pareto‑membership prediction, and multi‑objective optimization—are defined with precise protocols, and all data, annotations, and reference implementations are released under an open license.

By M. Leibl, F. Azevedo, S. Uhlich, A. Bonetti, A. Venkitaraman, C. Hsieh, P. Pham, L. Servadei, H. Graeb, R. Martins
benchmarks
More like this →
arXiv Machine Learning
Jul 7

SMART: A Machine Learning and Monte Carlo Framework for Rapid Analysis of Stochastic Transistor Aging and Process Variation in Digital Circuits

arXiv:2607. 05187v1 Announce Type: new Abstract: As CMOS technology scales into the deep nanometer regime, digital circuit reliability is increasingly threatened by the combined stochastic effects of Bias Temperature Instability (BTI) and Process Variation (PV).

By Arash Esshaghi, Siavash Es'haghi, Gholamreza Shahabadi, Alireza Moradi
benchmarkssafety
More like this →