arXiv Machine Learning July 28, 2026 By Yaroslav Popryho, Debjit Pal, Inna Partin-Vaisband

ADVERSARIAL: And-Inverter Graph-Assisted Hardware Trojan Detection At Scale

Read the original on arXiv Machine Learning →

arXiv:2607. 23882v1 Announce Type: new Abstract: Modern System-on-Chip (SoCs) often contain hundreds of millions to tens of billions of gates, making existing Hardware Trojan (HT) detection methods impractical due to their immense scale.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv Machine Learning.

arXiv Machine Learning

Jun 25

Leaking Circuit Secrets: Gradient Leakage Attacks on Graph Neural Networks

arXiv:2606. 25589v1 Announce Type: new Abstract: As graph neural networks (GNNs) become standard tools for critical tasks in circuit design and analysis, their security and privacy risks require careful attention.

By Rupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu

efficiency benchmarks safety

arXiv AI

Sep 1

Let Prompts Bridge Defense Knowledge: Transferable Graph Purification via Vulnerability-Aware GPL

arXiv:2608.29054v1 Announce Type: new Abstract: Graph Neural Networks (GNNs) have emerged as a cornerstone for representing complex relational dependencies in diverse multimedia tasks, particularly i...

By Shuomin Xue, Jingyuan Li, Ju Jia, Jingxuan Yu, Xiaojun Jia

multimodal benchmarks safety

arXiv Machine Learning

Aug 31

Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits

arXiv:2608.28188v1 Announce Type: new Abstract: Circuit Representation Learning (CRL) offers a powerful paradigm to guide and optimize core Electronic Design Automation (EDA) tasks, but its practical...

By Jingyi Zhou, Zhengyuan Shi, Jiaying Zhu, Ziyang Zheng, Qiang Xu

benchmarks

arXiv Machine Learning

Jul 14

Explainability Methods for Hardware Trojan Detection: A Systematic Comparison

arXiv:2601. 18696v5 Announce Type: replace Abstract: Hardware trojans are malicious circuits which compromise the functionality and security of an integrated circuit (IC).

By Paul Whitten, Francis Wolff, Chris Papachristou

computer-vision benchmarks

arXiv Machine Learning

Jul 27

On the Depth Scalability of Logic Gate Networks

arXiv:2607. 21633v1 Announce Type: new Abstract: Logic Gate Networks (LGNs) implement computation through compositions of Boolean operations, yet unlike classical Boolean circuits, existing LGNs do not reliably benefit from increased depth.

By Taegun An, Dohun kim, Haebeom Lee, Changhee Joo

arXiv Machine Learning

Jul 9

Structural Adversarial Attacks on Relational Deep Learning under Integrity Constraints

arXiv:2607. 07089v1 Announce Type: new Abstract: Relational Deep Learning (RDL) has become a standard methodology for machine learning on relational databases: the database is encoded as a heterogeneous temporal graph in which tuples become nodes and primary-key to foreign-key (PK-FK) dependencies become typed edges, over which a graph neural network is trained for downstream prediction.

By Alan Gany, Bogdan Cautis, Silviu Maniu

benchmarks safety

One email a morning, machine-written

Related stories

Leaking Circuit Secrets: Gradient Leakage Attacks on Graph Neural Networks

Let Prompts Bridge Defense Knowledge: Transferable Graph Purification via Vulnerability-Aware GPL

Beyond Flat Netlist: Hierarchical Graph Representation Learning for Scalable Analysis of Sequential Circuits

Explainability Methods for Hardware Trojan Detection: A Systematic Comparison

On the Depth Scalability of Logic Gate Networks

Structural Adversarial Attacks on Relational Deep Learning under Integrity Constraints