arXiv Machine Learning July 27, 2026 By Taegun An, Dohun kim, Haebeom Lee, Changhee Joo

On the Depth Scalability of Logic Gate Networks

Read the original on arXiv Machine Learning →

arXiv:2607. 21633v1 Announce Type: new Abstract: Logic Gate Networks (LGNs) implement computation through compositions of Boolean operations, yet unlike classical Boolean circuits, existing LGNs do not reliably benefit from increased depth.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv Machine Learning.

arXiv AI

Jul 13

Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks

arXiv:2607. 09399v1 Announce Type: cross Abstract: We introduce a novel method for both partial and full optimization of the connections in deep differentiable logic gate networks (LGNs) and lookup table networks (LUTNs).

By Wout Mommen, Lars Keuninckx, Matthias Hartmann, Werner Van Leekwijck, Piet Wambacq

benchmarks

arXiv Computer Vision

2d ago

Overcoming Kernel Redundancy for Scaling Logic Gate Networks

arXiv:2610.01069v1 Announce Type: new Abstract: Differentiable logic gate networks, which operate using only logic gates, have recently attracted attention as an efficient alternative to conventional...

By Sejin Park, Hongjae Lee, Changwoo Han, Seung-Won Jung

arXiv Machine Learning

Jul 10

FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs

arXiv:2607. 08427v1 Announce Type: cross Abstract: Achieving nanosecond-scale inference latency for deep neural networks (DNNs) has become a primary architectural concern for latency-critical applications.

By Jiawei Liang, Haotong Qin, Linfeng Du, Xingyu Liu, Shangkun Li, Hui Yu, Michele Magno, Xinyu Chen, Jiang Xu, Wei Zhang

efficiency

arXiv Machine Learning

Sep 15

EI-DDLGN: Efficient Encrypted Inference with Deep Differentiable Logic Gate Networks under TFHE

arXiv:2609.13636v1 Announce Type: cross Abstract: Privacy-preserving inference via Torus Fully Homomorphic Encryption (TFHE) provides strong protection for sensitive data in outsourced deep learning...

By Mahmoud Y. M. Yassin, Mahmoud AbdelHafeez Sayed, Mostafa Taha

efficiency safety

Hugging Face Trending Papers

Jul 9

FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs

Achieving nanosecond-scale inference latency for deep neural networks (DNNs) has become a primary architectural concern for latency-critical applications. While Field-Programmable Gate Arrays (FPGAs) offer a promising substrate for low-latency inference, conventional FPGA accelerators remain arithmetic-centric, using LUTs primarily as building blocks for numerical operators and peripheral logic.

efficiency

arXiv Machine Learning

Jul 8

BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks

arXiv:2602. 07400v2 Announce Type: replace Abstract: Gradient-based LUT- and logic-gate-based neural networks (LUTNet, LogicNets, DiffLogic, PolyLUT, NeuraLUT, WARP-LUT, DWN, LILogicNet, LightLUT) replace multiply-accumulate arithmetic with Boolean lookups.

By Simon B\"uhrer, Andreas Plesner, Aczel Till, Roger Wattenhofer

efficiency

One email a morning, machine-written

Related stories

Fully Trainable Deep Differentiable Logic Gate Networks and Lookup Table Networks

Overcoming Kernel Redundancy for Scaling Logic Gate Networks

FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs

EI-DDLGN: Efficient Encrypted Inference with Deep Differentiable Logic Gate Networks under TFHE

FPGN: Redefining Ultra-Fast Programmable Gate-based Neural Acceleration with Differentiable LUTs

BitLogic: Training Framework for Gradient-Based FPGA-Native Neural Networks