arXiv Computer Vision
TernScope: Model-Hardware Co-Design for Efficient Ternary Endoscopic Segmentation
Read the original on arXiv Computer Vision →The Flow has not summarised this story yet — read it at arXiv Computer Vision.
Related stories
Hugging Face Trending Papers
Oct 21
TernScope: Model-Hardware Co-Design for Efficient Ternary Endoscopic Segmentation
Edge medical segmentation must reconcile small model size, high accuracy, and fast inference. TernScope addresses this tradeoff through model--hardware co-design, learning a compact segmentation netwo...
arXiv AI
Oct 27
Energy Efficient Lung Tumor Segmentation with a modified CBAM ENet Skip Model
The paper presents a lightweight, energy‑efficient lung tumor segmentation model that combines the ENet architecture with UNet‑style skip connections and a lightweight Convolutional Block Attention Module (CBAM). Trained on TCIA data and evaluated on LIDC‑IDRI, the model achieves a Dice score of 0.90812 while using only 430,052 parameters and 0.549 GMAC, making it up to 10 times faster and far less computationally demanding than UNet or SegNet. Grad‑CAM is employed to provide visual interpretability and highlight areas needing improvement.
arXiv Computer Vision
Oct 22
SpineContextResUNet: A Computationally Efficient Residual UNet for Spine CT Segmentation
SpineContextResUNet is a lightweight 3D Residual U‑Net that uses a Context Block with parallel multi‑dilated convolutions to efficiently capture long‑range anatomical dependencies for spine CT segmentation. It achieves Dice scores of 88.17% on VerSe2020 and 88.13% on CTSpine1K while maintaining a small ~1.7 M parameter footprint. Compared to resource‑heavy Transformers and baselines that fail on commodity hardware, SpineContextResUNet delivers robust inference on edge devices such as the Nvidia Jetson Orin Nano.
arXiv AI
Jun 26
CAT-Q: Cost-efficient and Accurate Ternary Quantization for LLMs
arXiv:2606. 26650v1 Announce Type: cross Abstract: In this paper, we present CAT-Q, Cost-efficient and Accurate Ternary Quantization, for compressing and accelerating LLMs.
arXiv AI
Jun 24
Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-precision Quantized Multiplication on Hardware Accelerators
arXiv:2602. 23334v2 Announce Type: replace-cross Abstract: Neural network accelerators have been widely applied to edge devices for complex tasks like object tracking, image recognition, etc.
Hugging Face Trending Papers
Jun 24
Energy-Efficient CNN Acceleration with MSDF Digit-Serial Arithmetic on FPGA
This paper presents an energy-efficient hardware acceleration of the convolutional layers in the U-Net architecture for image segmentation, implemented on FPGA. While digit-serial arithmetic, particularly most-significant-digit-first (MSDF) techniques, offers a compact hardware footprint, it suffers from initial latency before producing the first output digit.