arXiv Machine Learning June 5, 2026 By Johann Knechtel, Ozgur Sinanoglu, Ramesh Karri

LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges

Read the original on arXiv Machine Learning →

arXiv:2605. 10807v4 Announce Type: replace-cross Abstract: The integration of Large Language Models (LLMs) into Electronic Design Automation (EDA) and hardware security is rapidly reshaping the semiconductor industry.

Summary generated by The Flow from the publisher's feed. The full article lives at arXiv Machine Learning.

arXiv AI

Aug 6

Hardware Design and Security in the Era of Chiplets and LLMs

arXiv:2608. 05063v1 Announce Type: cross Abstract: The semiconductor industry is undergoing a dual revolution: the shift toward heterogeneous 2.

By Johann Knechtel, Ozgur Sinanoglu, Paul V. Gratz, Ramesh Karri

llms benchmarks

arXiv Machine Learning

Jun 16

Data-Centric Benchmarking of Exploit Generation in LLMs: Understanding the Impact of Fine-Tuning

arXiv:2606. 15123v1 Announce Type: cross Abstract: We study the task of CVE-conditioned exploit generation, where a model drafts proof-of-concept (PoC) exploits given software vulnerability context.

By Yiwei Chen, Lichi Li, Kai Cheung, Vinny Parla, Ganesh Sundaram

llms fine-tuning benchmarks data-engineering

arXiv AI

Jun 19

Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement

arXiv:2606. 19387v1 Announce Type: cross Abstract: Large language models (LLMs) have achieved remarkable success in software development.

By You Li, Samuel Mandell, David Z. Pan

llms agents safety

arXiv AI

Jul 28

Poster: Rethinking Security in LLM Code Generation through Real-World Risk Scenarios

arXiv:2607. 23088v1 Announce Type: cross Abstract: Large Language Models (LLMs) are widely used for code generation, yet their security behavior in realistic development workflows remains underexplored.

By Lixun Ma, Ruolong Ma, Bei Wang, Feng Wei, Zhenguang Liu, Lorenzo Cavallaro, Wentao Chen

llms benchmarks

arXiv AI

Aug 11

LAUDE: LLM-Assisted Unit Test Generation and Debugging of Hardware DEsigns

arXiv:2601. 08856v3 Announce Type: replace-cross Abstract: Unit tests are critical in the hardware design lifecycle to ensure that component design modules are functionally correct and conform to the specification before they are integrated at the system level.

By Deeksha Nandal, Riccardo Revalor, Soham Dan, Debjit Pal

llms

arXiv AI

Jun 4

TamperBench: Systematically Stress-Testing LLM Safety Under Fine-Tuning and Tampering

arXiv:2602. 06911v2 Announce Type: replace-cross Abstract: As increasingly capable open-weight large language models (LLMs) are deployed, improving their tamper resistance against unsafe modifications, whether accidental or intentional, becomes critical to minimize risks.

By Saad Hossain, Tom Tseng, Punya Syon Pandey, Samanvay Vajpayee, Matthew Kowal, Nayeema Nonta, Samuel Simko, Stephen Casper, Zhijing Jin, Kellin Pelrine, Sirisha Rambhatla

llms fine-tuning benchmarks safety

Related stories

Hardware Design and Security in the Era of Chiplets and LLMs

Data-Centric Benchmarking of Exploit Generation in LLMs: Understanding the Impact of Fine-Tuning

Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement

Poster: Rethinking Security in LLM Code Generation through Real-World Risk Scenarios

LAUDE: LLM-Assisted Unit Test Generation and Debugging of Hardware DEsigns

TamperBench: Systematically Stress-Testing LLM Safety Under Fine-Tuning and Tampering