arXiv Machine Learning June 8, 2026 By Sing-Yao Wu, Fengshuo Song, Eli Bozorgzadeh

Terastal: Layer-Variant-based Scheduling for Real-Time Multi-DNN Workloads on Heterogeneous Accelerators

Read the original on arXiv Machine Learning →

arXiv:2606. 06818v1 Announce Type: cross Abstract: Heterogeneous DNN accelerators improve soft real-time multi-DNN execution by mapping each layer to its preferred accelerator to reduce latency.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv Machine Learning.

arXiv AI

Jun 29

SEADA: An efficient methodology for optimizing mixed-precision DNNs on multi-precision spatial architectures

arXiv:2606. 27884v1 Announce Type: cross Abstract: Mixed-precision computation has been introduced in deep neural networks (DNNs) as an effective approach to reduce latency, energy consumption, and memory footprint.

By Leandro Fiorin, Marco Ronzani, Cristina Silvano

efficiency

arXiv Computer Vision

2d ago

Hardware-Algorithm Co-Optimization of Early-Exit Neural Networks for Multi-Core Edge Accelerators

arXiv:2512.04705v3 Announce Type: replace-cross Abstract: The deployment of Early-Exiting Neural Networks (EENNs) on edge accelerators requires optimizing not only the network architecture but also i...

By Alaa Zniber, Arne Symons, Ouassim Karrakchou, Marian Verhelst, Mounir Ghogho

efficiency

arXiv Machine Learning

Sep 15

NeuroFlex: Lossless Element-Level ANN-SNN Co-Execution for Efficient Sparse Inference

arXiv:2609.14092v1 Announce Type: cross Abstract: Sparse DNN accelerators specialize in ANN or SNN execution, leaving energy or latency on the table when workload characteristics vary within a layer....

By Varun Manjunath, Pranav Ramesh, Gopalakrishnan Srinivasan

llms efficiency

arXiv AI

Jul 23

BRIM: Workload-Balanced Dual-Sided Bit-Serial Sparse Inference Accelerator

arXiv:2607. 19431v1 Announce Type: cross Abstract: Bit-serial accelerators exploit bit-level sparsity to reduce DNN inference cost, but existing designs exploit sparsity on only one operand, bounding the speedup.

By Varun Manjunath, Ruokai Yin, Donghyun Lee, Arkapravo Ghosh, Priyadarshini Panda

llms efficiency

arXiv AI

Aug 5

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures

arXiv:2311. 17815v3 Announce Type: replace-cross Abstract: Given their increasing size and complexity, the need for efficient execution of deep neural networks has become increasingly pressing in the design of heterogeneous High-Performance Computing (HPC) and edge platforms, leading to a wide variety of proposals for specialized deep learning architectures and hardware accelerators.

By Serena Curzel, Fabrizio Ferrandi, Leandro Fiorin, Daniele Ielmini, Cristina Silvano, Francesco Conti, Luca Bompani, Luca Benini, Enrico Calore, Sebastiano Fabio Schifano, Cristian Zambelli, Maurizio Palesi, Giuseppe Ascia, Enrico Russo, Valeria Cardellini, Salvatore Filippone, Francesco Lo Presti, Stefania Perri

arXiv Machine Learning

Jun 30

Harvesting AI Computation at the Edge via Generic Approximation

arXiv:2606. 29518v1 Announce Type: cross Abstract: With the widespread adoption of AI in various IoT scenarios such as smart sensing and processing, AI chips have become a common component at the edge.

By Yihan Wang, Huiru Yan, Luxin Zhang, Long Cheng, Weiwei Chen, Ying Wang, Lei Zhang, Cheng Liu, Huawei Li

One email a morning, machine-written

Related stories

SEADA: An efficient methodology for optimizing mixed-precision DNNs on multi-precision spatial architectures

Hardware-Algorithm Co-Optimization of Early-Exit Neural Networks for Multi-Core Edge Accelerators

NeuroFlex: Lossless Element-Level ANN-SNN Co-Execution for Efficient Sparse Inference

BRIM: Workload-Balanced Dual-Sided Bit-Serial Sparse Inference Accelerator

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures

Harvesting AI Computation at the Edge via Generic Approximation