arXiv AI By Pramit Kumar Bhaduri, Mahdi Taheri, Samira Nazari, Maksim Jenihhin, Christian Herglotz, Michael Hubner

SENTRY: Statistical Reliability Analysis of Vision Transformers Under Soft Errors

Read the original on arXiv AI →

arXiv:2606. 07620v1 Announce Type: cross Abstract: With the growth of Vision Transformers in safety-critical domains like autonomous systems and medical imaging, ensuring their reliability against soft errors is paramount.

Machine-generated by The Flow from the publisher's headline and feed description — not written or checked by a human. The full article lives at arXiv AI.

arXiv AI
Sep 7

TreeFI: Value-Aware Statistical Fault Injection for Deep Neural Networks

TreeFI is a value‑aware statistical fault‑injection technique for FP32 single‑bit faults in deep neural network activations and weights. It partitions each layer’s value distribution into intervals with similar expected bit‑flip behavior using regression trees, then allocates injections across these intervals based on their relevance for failure‑rate estimation. This stratified approach preserves target confidence and error margins while dramatically reducing the required injection budget—up to 72.1× for activations and 11.2× for weights compared to existing baselines.

By Noam Bires, Marcello Traiola, Angeliki Kritikakou, Elisa Fromont
arXiv Machine Learning
Jun 25

PVF:Understanding AI Vulnerability Against SDCs

arXiv:2405. 01741v4 Announce Type: replace-cross Abstract: Reliability of AI systems is a fundamental concern for the successful deployment and widespread adoption of AI technologies.

By Xun Jiao, Fred Lin, Harish D. Dixit, Joel Coburn, Sajin Nair, Abhinav Pandey, Han Wang, Venkat Ramesh, Jianyu Huang, Daniel Moore, Sriram Sankar
arXiv AI
Jul 7

From Arithmetic to Logic: The Resilience of Logic and Lookup-Based Neural Networks Under Parameter Bit-Flips

arXiv:2603. 22770v2 Announce Type: replace-cross Abstract: The deployment of deep neural networks (DNNs) in safety-critical edge environments necessitates robustness against hardware-induced bit-flip errors.

By Alan T. L. Bacellar, Sathvik Chemudupati, Shashank Nag, Allison Seigler, Priscila M. V. Lima, Felipe M. G. Fran\c{c}a, Lizy K. John